Duration 5 hours, 8-13

Handwrillen solutions

Write clearly and draw figures according to the instructions!

Sign your name on all answer sheets!

Use a new sheet for every task.


Examiner and responsible teacher: Gunnar Malm, 08-790 43 32

The student may use the following items during the exam: Calculator, ruler, and the attached "Material Properties and Formulas, version spring 2020"

Structure: The exam consists of six tasks. To pass the exam you should fulfill the grading criteria to E level. Each task assesses one or two criteria. Carefully read and consider all tasks at the start of the exam.

Students who do not pass the exam, but according to the judgment of the examiner have met most criteria, will be offered one opportunity to complement their exam on task level so that the overall criteria are fulfilled.

Task 1 Applications of semiconductor devices and CMOS integrated circuits



Assume that the integrated circuit (IC) in the figure above is fabricated using a relatively old generation of CMOS-technology with 3 nm gate oxide thickness.

Is the choice of a 3.7 V zener diode appropriate to protect the circuit from electrostatic discharge (ESD) i.e. high voltage pulses/transients appearing between the terminals A & B? Given: the critical field for silicon dioxide (SiO₂) breakdown is &crit = 10 MV/cm?

Solution;

Find the field by calculating


 $\mathcal{E} = \frac{V_{2emer}}{t_{oX}} = \frac{3.7V}{3!/0^{-7}cm} = \frac{12.3 \, MV/cm}{5.3 \, mm}$

> Ecrit

The conclusion is that the diode cannot fully protect the oxide. Any pulse with amplitude above 30 would be too high

The tash is approx, at C-level, Involved some semiconductor concepts, such as tox but mainly spasic electrostatics. The working principle of a Jener-diale is a setul but not essential to solve this tash.

Task 2 Solar Cells



The pictures a)-d) show two different semiconductor based solar cells/panels. The small solar cell a) was characterized by connecting it to a suitable resistive load and a data logger.

- Based on the photo a) and the recorded data b) explain which semiconductor material
 that was used and how the solar cell equivalent circuit connection affects the output
 voltage. What else can you tell from the recorded data over time?
- The photo of a large solar cell c) shows several wafers mounted to form a $\sim 1 \times 1 \text{ m}^2$ panel. Explain the different values that are given in the photo of the panel label d). Draw a suitable graph and indicate the values in the correct locations. What is the most likely wafer material?

Solution

The photo a) shows a material with verying colors and some shages within the tayer. Hence, the material is either amorphous or poly crystalline. The panel b) indicates that a ten cells are connected in series since an Eg of Si 1.12 et gives open-circuit voltage around half the bandgap (0,7 U). In summary amonghous silicon seems like a possible candidate The second question shows silicon water mounted in a 4x4,5 array. The basic solar cell 10 is plated (the hoclaw) C-A lovel

PAP chapending on completeness

UMP Voc 21/6 v ct answer

17:31 v Sida 4 av 8 21/6 v ct answer

Task 3 Device physics (MOSFET)

Explain at least one benefit or consideration that motivates the use of a retrograde channel doping profile in a MOSFET transistor? Hint: a lower doping is used at the surface and a higher doping is used in the bulk/body.

The basic MOSPET IV relation reads

Ids = Who Cox (Vss-vt-muds) Vds (A)

In (A) the surface mobility Mus bruetits

from a low dopins, the UT can be set to a value that is not too high and the body factor is controlled by the higher doping mainly, since wdep becomes "fixed"

NAT :--- high

low Evelip Surthie Clepth

A-level tash since detailed unon ledge of physics and tabrication schemes are Used

Task 4 Device physics (band diagrams)

Use band diagram drawings to explain why pn-junction diodes and Schottky diodes are suitable for different applications.

- Your band diagrams should be drawn with correct scales for the locations of the Fermi levels. Assume typical values for material parameters e.g. from the lab exercise if applicable. Both types of diodes are fabricated on silicon wafers.
- Name at least one typical application for each diode type.

First note that Schotthy diodes are Lealy-depend assume NA, 2 ~ 1017 cm-3 or lower PN-junction are assumetrical with NA/ND ratio at at least ×1000 e.s. NATO 1020 cm-3, No = 10 /7 cm -3, Assume equilibrium => Fernilevel is constant/flat Schutthy on phtype C-livel PN-diale is used in LEDS, and image detectors, Schotty mainly in ACIDC rectifiers high I, Low V Also C-livel Sida 6 av 8


Task 5 CMOS inverter

What happens to the gate delay if the threshold voltage (V_T) is raised by 100 mV (absolute value) for both NMOS and PMOS transistors in a CMOS inverter? Make reasonable assumptions for modern CMOS technology nodes for e.g. voltage levels. Your answer can be given as a relative change (%).

Gate delay 09: Tel 2 CVdd (Ilon + Town) it NMOS and PMOS drive strength is balanced by wan 4x NN then Tol=Cudd (Ton) Above UT then Ids & (Ugs-Ut) Enlinear region, a hile in saturation lds & (Vss-Ut)2. Use saturation and assume Ugs = 1,0 and UTLOW = 0,30 UT high = 0,3+0,1 = 0,40 Since Td & they vatio becomes Edhigh ~ (1,0-0,3)2 = 1,36 = 36% Tellow ~ (1,0-0,4)2 incresse

A-level since muttiple steps at decice be circuit level





The picture shows three different memory cell layouts in Intel 22 nm FinFET technology.

- a) What is the memory cell type called and where is it used?
- b) How does this cell achieve a stable memory state?
- c) What is meant by pull-up and pull-down respectively and why are their ratios different in the three given cells? Your answer should compare transistor sizing in planar CMOS and FinFET technology respectively you do not have to explain the memory cell operation in detail for this sub task.

The 6t configuration with pull-up and pull-down paths in cross-coupled inverters and pass-gates is known as static RAM i.e. SRAM for short.

Stability in ensured by commecting inverter outgets to inputs a very strong pass-transistors are nealed to after this state

Pull up are the involver PMOS devices connected to supply voltage UPD and pultdown is NAMOS count to GND. In SRAM you want minimum density which is single PINS or minimum widths in planer technology vest ectively.

A-level since

Sida 8 av 8

" modern technology"